Lightweight On-Chip Decoder Design for Information Hiding in Compiled Programs

The Future of Computer Security

Malcolm Taylor

Faculty Advisors

Dr. Min Wu Dr. Gang Qu





Emergence of Hardware Security

- Attackers becoming smarter and more aggressive
- Software security solutions are commonly defeated
- Shift towards hardware based computer security implementations
- One solution is a high performance trusted processor
 - Involves manipulation of compiled binaries
 - Employs hardware/software co-design
 - Information hiding based (lossless encoding)





Data Hiding Process

- Data embedding(Software)
 - Losslessly compress operand
 - Use resulting space to hide data by remapping certain bit positions
- Data extraction(Hardware)
 - Decompress operand using look-up table
 - Opcode and decompressed operand used normally
 - Hidden data used for security or performance purposes





Data Hiding Framework







High Performance Trusted Processor





Goal

- Develop and prototype a hardware based lightweight decoder
- Assess
 - Feasibility
 - Performance
 - Hardware Characteristics
 - Size
 - Power Consumption
 - Delay



http://www.opalkelly.com/





Design Overview



2007 FAIR



Internal Component Structure



Prototyping Results

100% ability to decode sent operands

| Characteristic | Amount | Compared to a Common Single Core Processor |
|----------------------|--------|--|
| Power Consumption | 60 nW | ~0.07% |
| Gates | 95,456 | ~0.2% |
| Gate Delay | 30 ns | N/A |





Conclusion

- Information hiding based software/hardware security solution is very feasible
- Decoding can be done with pure combinational logic
- Minimal resources needed to implement hardware decoder
- Integration into an existing architecture is possible with little modification



